# STRUCTURE AND METHOD OF FORMING BITLINE CONTACTS FOR A VERTICAL DRAM ARRAY USING A LINE BITLINE CONTACT MASK

5

#### DESCRIPTION

#### BACKGROUND OF THE INVENTION

#### Field of the Invention

10

15

The present invention generally relates to a process of forming a bitline contact and, more particularly, to a method of forming bitline contacts for a vertical dram array using a bitline contact mask and a structure thereof.

#### Background Description

20

Random Access Memory (RAM) is a type of volatile memory which is typically used for temporary storage of program data in a computer system. There are several types of RAM, including Static RAM (SRAM) and Dynamic RAM (DRAM). In SRAM, data does not need to be periodically rewritten, and is maintained as long as power is provided to the memory chip. On the other hand, DRAM must be continually rewritten in order for it to maintain

25

FIS9-2000-0239-US1

the data. DRAM is small and inexpensive and is thus used for most system memory.

A DRAM memory array includes a table of cells which are comprised of capacitors. These capacitors contain one or more "bits" of data, depending upon the chip configuration. The table of cells is addressed via row and column decoders which receive signals from clock generators. In order to minimize the package size, the row and column addresses are multiplexed into row and column address buffers. Access transistors called "sense amps" are connected to each column and provide the read and restore operations of the DRAM memory array. Since the cells are capacitors that discharge for each read operation, the sense amp must restore the data before the end of the access cycle. It is known that separate address, data and control lines limit the access speed of the device.

Formation of the control lines of the DRAM array is of critical importance to the operational speed and robustness of the DRAM array. In current processing techniques, borderless bitline contacts are formed by means of a contact/hole mask. Current DRAM cell sizes are of the order of 8F<sup>2</sup>. For cell sizes below 8F<sup>2</sup>, it has been proposed to vertically twist the bitlines between two bitline levels. In general, this technique causes a loss in area in the

25

5

10

15

DRAM array. This, in turn, limits the density of the columns and rows of bitlines, as well as causing different potentials of the bitlines. Performance and robustness of the DRAM device may thus be compromised using these techniques.

#### SUMMARY OF THE INVENTION

The present invention is directed to a process of forming a bitline contact and, more particularly, to a method of forming line bitline contacts for a vertical DRAM array using a bitline contact mask. The method of the present invention allows vertical bitline twisting without loss of area in the DRAM array.

10

15

20

5

In one aspect of the present invention, gate conductor lines with a capping layer are formed on a substrate. An oxide layer is deposited on the capping layer and between the gate conductor lines. A line bitline mask is formed over portions of the oxide layer. The mask is a line mask which is easier to print than a contact/hole mask. The mask is used to etch the oxide layer to the capping layer of the gate conductor lines, and to etch the oxide layer between the gate conductor lines down to the substrate. A silicon layer is deposited on the substrate and between gate conductor lines and non etched portions of the oxide layer. This silicon layer is removed from the top planar or non-etched portions of the oxide by means of a planarizing technique such as Chemical Mechanical Polishing (CMP). A bitline (MO) TEOS layer is deposited on the silicon layer and non etched portions of the

oxide layer, and a masking and etching operation of portions of the bitline (M0) TEOS layer are performed. M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.

In another aspect of the present invention, a bitline contact for a vertical DRAM array is provided. The bitline contacts include gate conductor lines formed on a substrate. A polysilicon layer is formed between the gate conductor lines, and an oxide layer is formed over at least one of the gate conductor lines. Metal is formed over the gate conductor lines on opposing sides of the oxide layer thereby forming a left bitline and a right bitline. The left and right bitlines are vertically non-twisted.

5

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:

Figures 1a-1b show an exemplary flow diagram of a process for forming a bitline contact of the present invention;

Figures 2-10 show the several stages of formation of the bitline contact for a vertical DRAM array in accordance with the steps of Figures 1a-1b; and

Figure 11 shows the bitline contact for use with a vertical DRAM array of the present invention.

20

5

10

## DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT OF THE INVENTION

The present invention is directed to a method of forming a bitline contact using a line bitline mask. The bitline contact(s) formed using the method of the present invention is preferably designed and used in a DRAM cell and more particularly in a vertical DRAM array. The bitline contact(s) of the present invention is even more preferably implemented in a DRAM cell in which there is one borderless bitline contact per cell.

In the embodiments of the present invention, the bitline contacts are arranged in a row/column separated by perpendicular wordlines or gate conductor lines. By using the method of the present invention, it is possible to form the bitline contact (defined by a bitline mask) in one direction and defined by gate conductor lines in a perpendicular direction. In the formation of the bitline contact, the bitline contact material is formed below a top of the gate conductor lines and the gate conductor lines are entirely encapsulated by insulating material. It should be well understood by those of ordinary skill in the art that the insulating material prevents electrical contact between the gate conductor and the bitline

5

10

15

20

contact material. It is also noted that by using the method of the present invention, the desired area for the formation of the bitline contact is the under the bitline contact line and between the gate conductor lines. In this manner, the present invention allows for vertical bitline twisting without loss of area in the DRAM array.

### Method of Formation of the Present Invention

10

15

5

Referring now to the drawings, and more particularly to Figures 1a-1b, there is shown a flow diagram of one exemplary embodiment of a fabrication process in accordance with the present invention. The fabrication process shown in Figures 1a-1b describes several embodiments, none of which are necessarily required in any one preferred embodiment but which still make part of the present invention.

20

Specifically and now referencing to Figures 1a1b, in process step 100, gate conductor lines with a
capping silicon nitride material are formed on a
silicon substrate. The gate conductor lines are
preferably defined by conventional lithographic and
etching techniques. In process step 105, insulating
materials are formed along the sidewalls of the gate
conductor lines. These insulating materials may

include, but are not limited to, an oxidation as well as silicon nitride. The silicon nitride may be used for the formation of silicon nitride spacers, and may be deposited using reactive ion etching (RIE) techniques.

10

5

15

20

25

In process step 110, a conformal silicon nitride layer is deposited on the defined gate conductor lines. The conformal nitride layer may also be formed over the active area and the isolation areas between the active areas. process step 115, a layer of BoroPhosphoSilicate Glass (BPSG) is deposited and annealed over the thus formed structure. The annealing process is provided in order to eliminate any voids in the BPSG between the gate conductor lines. The resulting BPSG thickness is above the level of the formed gate conductor lines. In process step 120, the BPSG is polished back to the tops of the gate conductor lines, and even more preferably below the tops thereof. The polishing of the BPSG is preferably performed by Chemical Mechanical Polishing (CMP).

In process step 125, a TEOS (tetraethylorthosilane) layer or other suitable oxide is deposited on the BPSG using plasma enhanced chemical vapor deposition (PECVD). The thickness of this TEOS layer will depend on whether the TEOS oxide is planarized. As an optional step, in

process step 130, the TEOS oxide layer may be polished (e.g., planarized). In this embodiment, the polishing would be a "blind" polishing without a polish stop. In this polishing step, the final TEOS layer thickness above the gate conductor lines would be approximately 30-100 nm. In further embodiments, the TEOS oxide layer is optionally densified via a Rapid Thermal Anneal (RTA) (process step 135). A typical RTA may be performed at approximately 900-1000 °C for 5-30 seconds in either Ar or  $\rm N_{\rm 2}.$ 

In process step 140, a bitline contact mask with conventional Anti-Reflective Coating (ARC) is exposed and developed. The development of the bitline contact mask includes selectively etching the TEOS oxide and BPSG to the nitride layer cap and the nitride spacer and stopping on the Si substrate. In process step 145, low pressure chemical vapor deposition (LPCVD) n+ amorphous/polycrystalline silicon is deposited over the gate conductor lines. In one preferred embodiment, a prior pre-clean step is performed to remove any residual oxide from the In process step 150, an optional step contact hole. of CMP is provided on the n+ amorphous/polycrystalline silicon to the TEOS layer (i.e., gate conductor line).

In process step 155, an isotropic dry etch to recess the n+ amorphous/polycrystalline silicon to

5

10

15

20

below the level of the capping nitride layer is performed. In this process step, the silicon is etched selective to the capping nitride layer. In this manner there is minimal etching of the capping nitride layer. This step isolates the polysilicon stud between the gates from adjacent studs.

In process step 160, a bitline (MO) TEOS layer is deposited on the thus formed structure. It may be necessary to perform CMP on the bitline (MO) TEOS layer in order to planarize such layer. It may also be necessary, in embodiments, to anneal the bitline (MO) TEOS layer. This latter process step will densify the bitline (MO) TEOS layer.

In process step 165, contacts to support junctions and gates are defined and, in process step 170, a damascene bitline metal level (MO) is defined using conventional lithography. The MO TEOS is then etched to the n+ amorphous/polycrystalline silicon selective to the nitride layer encapsulating the gate conductor lines in process step 175.

In process step 180, M0 metal (preferably tungsten) is deposited, and CMP is performed to polish the back the M0 metal layer to the TEOS oxide layer. A touch-up polishing may be required to minimize or eliminate any residual M0 metal. In process step 185, normal back end processing is continued.

5

10

15

20

By using the method of the present invention, the bitline contact mask is printed as a line instead of a series of contact holes. This makes it easier to determine the image compensation numbers for mask fabrication. It should also be understood by using such a process it is thus easier to fabricate the mask, itself, as well as print the images in the resist. Additionally, it is easier to etch the oxide selective to the gate conductor capping nitride layer and to characterize the resulting etched structure.

## Device Structure of the Present Invention

15

20

10

5

Referring now to Figures 2-11, the corresponding cross-sections of selected steps from the process flow diagram of Figures 1a-1b are now described. Figure 11 shows the final structure of the present invention.

25

Figure 2 shows a substrate 5 (preferably silicon) having gate conductor lines with a capping silicon nitride material formed thereon. Specifically, the gate conductor includes a polysilicon layer 10 formed over a Si substrate 5. A WSi $_{\rm x}$  (or W/WN) layer 15 is formed over the polysilicon layer 10, and preferably a Si $_{\rm 3}N_{\rm 4}$ 

insulating layer 20 is formed over the WSi<sub>x</sub> layer 15 and the sidewalls of both the polysilicon layer 10 and the WSi<sub>x</sub> layer 15. The insulating material may also be an oxidation as well as silicon nitride. The polysilicon and silicide layers are preferably 150nm, but may be in the range from approximately 30-300nm in thickness. Also, the capping layer may be approximately in the range of 50-300nm and preferably 150nm in thickness. The sidewall oxidation is preferably 5nm but may range between approximately 1-10nm in thickness.

Figure 3 shows the formation of spacers 25 between the gate conductor lines. The spacers 25 are preferably silicon nitride spacers deposited using reactive ion etching (RIE) techniques. The silicon nitride may also form a nitride liner or cap 27. The spacer is preferably 30nm in thickness but may range from approximately 10-100nm in thickness. The nitride layer is preferably 10nm in thickness but may range from approximately 5-50nm in thickness

Figure 4 shows a layer of BoroPhosphoSilicate Glass (BPSG) 30 deposited and annealed over the thus formed structure. The resulting BPSG thickness is above the level of the formed gate conductor lines, but is polished back to the tops of the gate conductor lines, and preferably below the tops thereof. The BPSG layer is preferably 300nm in

5

10

15

20

thickness but may range from approximately 100-800nm in thickness.

Figure 5 shows TEOS layer 35 or other suitable oxide deposited on the BPSG layer 30. The TEOS layer is preferably 50nm in thickness. In Figure 5, the TEOS layer 35 is planarized, which is an optional step. In this embodiment, the polishing would be a "blind" polishing and the final TEOS layer thickness would be above the gate conductor lines. The thickness of the TEOS layer 35 may be in the range of approximately 30-100nm.

Figure 6 shows the formation and development of the bitline contact mask 40. The development of the bitline contact mask 40 is a line mask and includes selectively etching the TEOS oxide layer 35 and the BPSG layer 30 to the nitride layer cap 27 and the nitride spacer 25. The etching process stops at the Si substrate 5.

In Figure 7, a low pressure chemical vapor deposition (LPCVD) n+ amorphous/polycrystalline silicon layer 45 is deposited. The n+ amorphous/polycrystalline silicon layer 45 is etched to the TEOS oxide layer 35, and is preferably 100nm (but may be in the range of approximately 30-500nm). Figure 8 shows the n+ amorphous/polycrystalline silicon layer 45 etched to below the capping nitride layer 27.

FIS9-2000-0239-US1

5

10

15

20

Figure 9 shows a bitline (M0) TEOS layer 50 deposited on the thus etched amorphous/polycrystalline silicon layer 45. This layer is preferably 300nm in thickness but may range from 100nm to 800nm. Figure 10 shows a damascene bitline metal level (M0) 55 defined using conventional lithography. The damascene bitline metal level (M0) 55 and the TEOS oxide layer 50 are etched to the n+amorphous/polycrystalline silicon layer 45, selective to the nitride layer encapsulating the gate conductor lines.

Figure 11 shows the final structure of the present invention. In particular, the M0 metal layer 60 is deposited over the conductor lines and TEOS oxide layer 50. The M0 metal layer 60 is preferably 300nm in thickness but may be in the range of approximately 100-500nm. As shown in Figure 11, the M0 metal layer 60 is then etched back or polished by CMP to the TEOS oxide layer 55 to form a bitline left 60a and a bitline right 60b. Conventional back end processing is then performed.

While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.

5

10

15

20